Abstract-This paper presents an analysis of outphasing class-E power amplifiers (OEPAs), using load-pull analyses of single class-E PAs. This analysis is subsequently used to rotate and shift power contours and rotate the efficiency contours to improve the efficiency of OEPAs at deep power back-off, to improve the output power dynamic range (OPDR), and to reduce switch voltage stress. To validate the theory, a 65-nm CMOS prototype, using a PCB transmission-line-based power combiner was implemented. The OEPA provides +20.1 dBm output power from V DD = 1.25 V at 1.8 GHz with more than 65% drain efficiency (DE) and 60% power-added efficiency (PAE). The presented technique enables more than 49-dB OPDR and 37% DE and 22% PAE at 12-dB back-off with reduced switch voltage stress.
ciency at a relatively wide output power back-off range and digital compatibility due to the phase-only control [5] .
However, some issues with OEPAs need to be addressed. Firstly, the maximum voltage of the switches can be very high [6] , [7] . Being implemented by transistors, there is a trade-off between switch performance (e.g., on-resistance, drive power, and speed) and reliability (e.g., life time) which makes the design of class-E PAs challenging [8] . Secondly, high-order modulated signals require a high output power dynamic range (OPDR). However, mismatch between the two paths in outphasing system limits the OPDR. Thirdly, OPEAs require power combiners. For high efficiency at power back-off, non-isolating power combiners are used [9] . This results in load pulling between the two branch amplifiers yielding the ZVS and ZSS conditions to be violated and consequently dropping the efficiency well below its maximum (ideal) 100% [10] .
Recently, some papers reported on improving the efficiency of OEPAs in power back-off. In [10] , variable duty cycle combined with variable drain capacitance and with a tunable load network was used to maintain ZVS and ZSS conditions in power back-off up to (ideally) 9-dB back-off. The CMOS implementation of the technique, presented in [10] , was employed in [11] at 1.85 GHz. For higher than (ideally) 9-dB back-off levels, the outphasing technique employed in [10] and [11] resulted in a reduction of the efficiency due to non-zero switching losses (non-ZVS condition). Due to practical limitations on the minimum feasible duty cycle at high frequencies in [11] , the ZVS and ZSS conditions were satisfied for 6 dB of back-off range which yielding lower than 10% power-added efficiency (PAE) at 10-dB back-off. Furthermore, amplitude errors limited the OPDR to 30 dB in [10] . In [12] , an isolating power combiner was used and supply voltage switching was implemented to maintain high efficiency at power back-off. However, this latter technique requires a highly efficient dc-dc converter not to compromise the overall efficiency of the OEPAs. Non-isolating packageintegrated transformer-based power combiners with Chireix compensation elements along with cleverly chosen class-E PA design parameters (denoted as load-insensitive class-E PA) were introduced in [5] . This load-insensitive class-E design concept provides 100% efficiency only for ohmic loads while Chireix compensation elements null the imaginary parts of the branch PA loads at (typically) only two power back-off levels. However, for higher back-off levels, OEPA efficiency reduces rapidly due to the non-zero imaginary part of the loads. Adaptive compensation elements [13] or four-way outphasing systems [14] can be used to reduce the imaginary part of 0018-9200 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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the loads at lower power levels but add complexity and lossy elements at the output that compromise the efficiency. Variable duty cycle was used in [15] to ensure load-insensitive design conditions across a wide frequency range. The technique in [15] aimed at minimizing the back-off efficiency drop in the frequency range 1.84-2.14 GHz with respect to the nominal design at 2.14 GHz.
In [7] , we presented a new technique to improve the backoff efficiency for OEPAs with load-insensitive class-E designs. Output power contours and efficiency contours of the class-E PAs on the Smith chart were shown to rotate and the power contours were shown to shift by changing just a few class-E design parameters. This rotation and shift were used to considerably improve the efficiency of OEPAs at back-off. Moreover, it was shown that this technique also improves the OPDR and reduces switch voltage stress at back-off.
In contrast to [10] and [11] , in [7] we used a load-insensitive design which ideally yields 100% efficiency at (almost) 0-and 10-dB back-off levels and more than 95% efficiency between 0-and 12-dB back-off levels. Moreover, theoretically this yields an infinite OPDR without requiring to tune any parameter. Using our technique in [7] , the second compensation point can be shifted up to 20 dB into back-off. This not only can improve the average efficiency of the OEPAs for modulated signals with high PAPRs, but is also promising for applications with output power control or for multi-mode (standard) PAs with different average output power levels [16] [17] [18] . Also, our technique does not require to tune the load while parameter tuning is done prior to the series output filter of the class-E PAs to change the (very non-sinusoidal) voltage at the switching node. Moreover, parameter tuning is employed at power backoff which helps to obtain high efficiency both at back-off and at maximum output power. This paper provides more insight to the technique, shows detailed design considerations, and provides more measurement results at a higher frequency.
There are other previously published works on the derivation of class-E design equations as well as the effect of changing design parameters on performance and reliability of class-E PAs. The design equations for variable duty cycle, ZVS, and ZSS conditions were presented in [19] , while [20] derives similar design equations for variable duty cycle and (only) ZVS condition. However, under non-nominal load conditions ZVS and ZSS conditions, both are violated. As a result, the design equations in [19] and [20] cannot be employed to load pulling nor to study the effect of changing design parameters on loadpull contours. Therefore, new mathematical design equations were derived for general switching conditions (non-ZVS and non-ZSS) similar to [6] and [21] but now including the dc-feed inductor loss as well as the switch conduction loss. These derivations are not included in this paper because of length reasons and only the results are summarized and used to explain our efficiency enhancement technique.
A few publications provide a theoretical model for OEPAs. The presented analyses in [22] and [23] are (only) for a special case; using ideal loss-less components, RF choke as the dc-feed inductor and 50% duty cycle. The presented semianalytical design methodology in [24] is for a more general case of arbitrary dc-feed inductor and arbitrary duty cycle. However, the presented theory only works for one outphasing angle where both the branch class-E PAs satisfy predefined switching conditions (e.g., the ZVS). Then, to have a full picture of the outphasing operation, in [24] , simulations were conducted using a commercial computer program. This paper is organized as follows. A review of the class-E PAs, a load-pull study of load-insensitive class-E PAs, and the effect of changing class-E design parameters on load-pull contours are presented in Section II. The presented approach in this paper to study the OEPAs (in Section III) and our efficiency improvement technique at back-off (in Section IV) is based on the load-pull study of the class-E PAs presented in Section II. This approach makes it possible to theoretically obtain the PA loads, normalized output power, efficiency, and reliability-related maximum switch voltage for all the outphasing angles and as a result the OPDR. The presented approach can be used with any arbitrary dc-feed inductor (including loss), arbitrary duty cycle, considering the switch conduction loss and we use standard Smith chart representation. Secondorder effects that come into play for hardware realizations are discussed in Section V. The design of a demonstrator OEPA in 65-nm CMOS that implements the proposed technique and measurement results thereof are given in Sections VI and VII, respectively. Finally, the conclusions are summarized in Section VIII. Fig. 1(a) shows a class-E PA, where the MOS transistor acts as a switch driven by a square-wave input signal with (angular) frequency ω 0 and duty cycle scaling factor of d where d = 1 corresponds to 50% duty cycle. The general switching conditions are defined as
II. CLASS-E POWER AMPLIFIER BASICS
where v c and V DD are the switch and supply voltage, respectively. L and C form the primary LC tank to shape the switch voltage according to the required values of α and β, shown in Fig. 1 (b) [25] , [26] . The relative resonance frequency of this tank is defined [21] as
The second tank, by L 0 and C 0 , is a bandpass filter to filter out load current harmonics. A matching network (not shown here for simplicity) provides the load of the PA (R + j X) from the nominal 50-antenna impedance. The relation between circuit elements (L, C, X, and R), V DD , ω 0 , and output power P out is formulated by a K-design set [21] 
The K-design set for non-ZVS non-ZSS arbitrary d and q and taking into account the switch resistance R ON is derived in [6] ,
A. Load-Pulling Class-E PAs
For the so-called load-insensitive design [5] , [27] , a class-E PA is conventionally designed to have q = 1.3, d = 1, ZVS (α = 0), and ZSS (β = 0). Assuming an ideal switch (m = 0), the K-design set elements can be obtained from, e.g., [6] as
.04, 0.58, 0.28, 1.26}. For given P out , ω 0 , and V DD , the component values in Fig. 1(a) can then be calculated from the K-design set equations in (3) .
For a load-pulling analysis, this ideal class-E PA is subjected to different loads. For this, j X is kept constant and only the load impedance Z , represented by its nominal (real) value R in Fig. 1(a) , is changed. For simplicity, we normalize both the real and imaginary parts of Z to R
Note that for the nominal load, k = 1 and k = 0. For fixed q, d, and m, under non-nominal load conditions, ZVS and/or ZSS conditions are violated. A full mathematical derivation of the switch voltage and current is beyond the scope of this paper and can be found in, e.g., [6] . These equations can be rewritten to get important properties of both the switch voltage v C (t) and the switch current i s (t). This allows to derive, e.g., P out normalized to that at nominal load conditions, the efficiency, the maximum switch voltage V c,Max. normalized to V DD , and the output voltage amplitude V out normalized to that at nominal load conditions. All these can be derived as a function of k and k as defined in (4), independent from P out at nominal conditions, the frequency, and the nominal load value R. As a result, for any set of q, d, and m, we can now plot contours on a Smith chart with R as the reference impedance, showing the impact of load changes on the performance and behavior of class-E PAs.
For example, for a load-insensitive class-E PA with an ideal switch (m = 0), the load-pull contours are shown in Fig. 1(c) and (d) for a part of Smith chart. The normalized output power and the efficiency contours are shown in Fig. 1 (c) with solid and dotted lines, respectively. Fig. 1(c) shows that for real loads (for impedances Re{Z } ≥ R), the efficiency is (ideally) 100% while the output power can be lowered. A non-zero imaginary part of the load will result in α = 0 at switching moment and hence causes switching loss (because of discharging the non-zero capacitor voltage) which reduces the efficiency. V c,Max. contours normalized to V DD are shown in Fig. 1(d) . For real loads (Re{Z } ≥ R) the V c,Max. stays close to (but is lower than) that for the nominal load. Toward the upper side of the Smith chart, the V c,Max. increases. Normalized output voltage amplitude across the load, shown in Fig. 1(d) , shows a symmetrical behavior with respect to the real axis. These load-pull contours will be used in the next section to describe the behavior of OEPAs and to introduce our method to increase power efficiency in back-off.
B. Effect of Changing q and d on the Load-Pull Contours
Parameters q and d have a major impact on the load-pull contours shown in Fig. 1 . In this section, we assume that the class-E PA is initially designed for q = 1.3 and d = 1. Then we change the parameter q (by, e.g., changing the capacitor C) and/or change the parameter d and plot the resulting load-pull contours. Again, these contours are independent from P out , ω 0 , and the nominal load R.
The load-pull plots are shown in Fig. 2 for changing q from 1.3 to 1.2 (respectively, 1.4). The shape of the normalized output power, efficiency, and V c,Max. contours hardly change except for a rotation: there is clockwise (anti-clockwise) rotation for higher (lower) q. The normalized output voltage contours, shown in Fig. 2(b) and (d), are rotated and changed in shape. Similar contours can be derived and plotted to show the effect of changing d; then clockwise (anti-clockwise) rotation occurs for lower (higher) d. These plots are shown in Appendix A.
III. SIMPLIFIED THEORY OF OEPAS
An OEPA with a signal component separator (SCS), two class-E branch PAs, and a combiner is shown in Fig. 3(a) . The SCS generates two driving waveforms with a phase difference of θ in according to the input signal amplitude.
To be able to map the results of Section II, we assume that both class-E PAs, conventionally, are designed to have q = 1.3, d = 1, and α = β = 0 for a load Z 1 = Z 2 = R. The combiner at the output sums the output voltages to reconstruct an amplified replica of the input signal. Two compensating elements, ± j B c , are used to compensate the imaginary part of the loads at two specific outphasing angles. In this paper, a transmission-line-based combiner is used.
Let us consider the part in the dotted box in Fig. 3 (a) and assume voltages at the branch PAs' outputs as
where V out 1,2 and φ v 1,2 are the amplitudes and initial phases with respect to a reference time, respectively. The circuit is linear and can be solved in phasor domain which leads for the apparent load impedances of the two branch PAs to
where θ out = φv 1 − φv 2 is denoted as the outphasing angle.
To simplify the analysis, let's assume (V out1 /V out2 ) = 1.
We will show the validity of this assumption later in this section. The θ out -dependent impedance seen by each PA,
where we assume
, there are two outphasing angles for which the imaginary part of the loads Z 1,2 is zero. Z 1,2 for a range 0 < θ out < π are shown in Fig. 3(b) on the Smith chart for B c = (1/2R sin(π/5)), assuming R as the reference impedance.
Having PA loads Z 1,2 , shown in Fig. 3 (b), on top of the load-pull contours of the normalized output voltage amplitude shown in Fig. 1(d) , yields two important observations. Firstly, the output voltage of the branch PAs is not constant across different outphasing angles, and therefore, the PAs cannot be modeled as ideal voltage sources as was done in, e.g., [5] (although the same final results for Z 1,2 were obtained). Secondly, because of the symmetry of the PA loads Z 1,2 and of the normalized output voltages contours with respect to the real axis, for all outphasing angles, (V out,1 /V out,2 ) = 1 which proves the validity of our assumption leading to (7) .
To get the output power and the efficiency for an OEPA as a function of power back-off, the normalized power contours and the efficiency contours of Fig. 1 (c) can be combined with the θ out -dependent load impedance for the two branch PAs of an OEPA, described in (7) and shown in Fig. 3(b) . Then for each θ out , the output power and the efficiency of the branch class-E PAs follow. Due to symmetrical PA loads and contours with respect to the real axis, the output power and efficiency of both branch PAs are identical.
Combining the output power as a function of θ out and the efficiency as a function of θ out yields Fig. 3 (c) that shows the efficiency of the OEPA plotted versus the (normalized) output power. The second compensation point is located at 10-dB back-off where the efficiency is (ideally) 100%. Similarly, the V c,Max. (normalized to V DD ) for the two branch PAs can also be derived as a function of the power back-off. Fig. 3(c) shows that the V c,Max. for PA2 increases at back-off. We will also address this issue in the measurement section. All plots of Fig. 3 (c) are valid under the assumption of an ideal OEPA with an ideal combiner and assuming a very high loaded quality factor for the L 0 − C 0 filter.
A. Output Vectors' Amplitude Mismatch
In theory, the branch class-E PAs are identical and hence have 0% mismatch/error between the output voltage amplitudes V out,1,2 . The normalized output power, shown in Fig. 3(c) , is then 0 for θ out = π which yields an infinite OPDR.
Any mismatch between the two paths in an outphasing system that causes amplitude errors between the two output vectors V out1 and V out2 reduces the OPDR. Using the vector diagram in Fig. 3(a) and assuming a relative amplitude error between the two vectors, V out1 = V , and V out2 = V (1 + ), the maximum attainable OPDR can then be written as
Using (8), to have an OPDR better than 60 dB [27] , the amplitude error should be kept below 0.2% while mismatch less than 6.5% keeps the OPDR better than 30 dB [10] . One of the mechanisms that leads to amplitude error is the residual impedance of the series filter L 0 − C 0 due to, e.g., frequency deviations or components spread. For instance, the residual impedance at ω deviation from the center
For ω = 0, Z r = 0 and the filter passes the first harmonic of the signal without any error. However, non-zero Z r causes a voltage division at the inputs of the combiner and hence creates error.
To find a simple quantitative model, consider the OEPA system, shown in Fig. 3 (a) and assume that, for small ω, the combiner, the q parameters, the compensation elements impedance, and the first harmonic of the signals at nodes A and B (before the filter) are not affected. Then we can assume identical first harmonics V A = V B = V for nodes A and B for identical class-E branch PAs. For minimum output power, θ out = π, and therefore V out1 and V out2 can be written as
where we replaced Z 1 and Z 2 from (7) for θ out = π and Z r from (9) . Assuming the loaded Q of the filter as Q L = (L 0 ω 0 /R) and locating the second compensation point at 10-dB back-off (B c = sin(π/5)/2R),
Q L = 5, ( ω/ω 0 ) = +1%, and ( ω/ω 0 ) = +5% yield (V out1 /V out2 ) equal to 1.06 and 1.34, respectively. According to (8) , and assuming that Z r will not affect maximum P out , these amplitude errors limit OPDR to 30 dB and 16 dB, respectively. Moreover, ( ω/ω 0 ) = −1% and ( ω/ω 0 ) = −5% results in (V out1 /V out2 ) equal to 0.94 and 0.74, respectively, which limits OPDR to 31 and 19 dB, respectively.
IV. BACK-OFF EFFICIENCY IMPROVEMENT TECHNIQUE
This section presents detailed discussions of the technique presented in [7] to improve the back-off efficiency of the OEPAs. The starting point is again a conventional OEPA with q 1 = q 2 = 1.3 and with the second compensation points located at 10-dB back-off.
A. Rotation
Adaptively changing the compensating elements ± j B in the OEPA or employing four-way outphasing system can improve the efficiency at more back-off levels. However, a more efficient way-both for efficiency and for integration-is to change the parameter q of both branch PAs. Fig. 2 shows that by increasing (decreasing) the parameter q, the power and efficiency contours rotate in the clockwise (anti-clockwise) direction.
Using Fig. 3(b) , to shift the compensation point deeper into back-off, the contours for PA1 should rotate in the clockwise direction and simultaneously the contours for PA2 must rotate in the anti-clockwise direction. To accomplish this, for PA1, the q must be increased (e.g., from 1.3 to 1.4), and for PA2, it must be reduced (e.g., from 1.3 to 1.2).
To find the efficiency of the OEPA having different q for the two branch PAs, again the PA loads Z 1,2 need to be known. However, whereas in the previous section V out2 = V out1 due to having the same q in both branch PAs, this condition is inherently violated now [see Fig. 2 (b) and (d)]. Therefore, (7) cannot be used and the general equation (6) must be employed. For each outphasing angle θ out , we use a simple iterative method to find the PA loads; in it, we start at V out1 = V out2 and estimate the loads from (6) . For the calculated loads, we use the data in Fig. 2(b) and (d) to update the estimated (V out1 /V out2 ) and to then recalculate the loads from (6). We terminated this iterative routine upon reaching a sufficiently low change in (V out1 /V out2 ); typically lower than 1% error was reached within two or three iterations. The PA loads Z 1,2 and (V out1 /V out2 ) for q 1 = 1.4 and q 2 = 1.2 are shown with dashed lines for 0 < θ out < π in Fig. 4(a) and (b). For comparison, the corresponding curves for a conventional OEPA (q 1 = q 2 = 1.3) are shown using solid curves.
After obtaining the PA loads Z 1,2 as a function of θ out , for specific q 1 and q 2 , and using the load-pull contours in Fig. 2 , the output power, efficiency, and the normalized V c,Max. can directly be obtained. These are shown in Fig. 4(c) and (d) with dashed lines. Fig. 4(c) shows that the second compensation point is shifted from the initial 10-dB back-off (for q 1 = q 2 = 1.3) to almost 17 dB into back-off for q 1 = 1.4 and q 2 = 1.2; here the power efficiency is 100% [see Fig. 4(c) ]. Fig. 4(a) shows the PA loads Z 1,2 ; the negative real part of Z 2 for θ out close to π implies that PA2 absorbs part of the power provided by PA1. The extension of the load-pull contours, presented in Fig. 1(c) and (d) for positive loads, toward negative impedances is presented in Appendix B. Note that for the OEPA shown in Fig. 3(a) , there is no risk for the stability as the loop gain, for the loop consists of the nodes
is always less than unity due to the loss of the components, switch loss, and mainly due to the fact that P out >= 0.
The (almost) 10% unbalance between the two branch PAs, visible in Fig. 4(b) for q 1 = 1.4 and q 2 = 1.2, limits the OPDR according to (8) to about 27 dB. Shifting the second compensation point more into back-off with extra rotation will limit the OPDR more. The unbalance due to rotation, however, can be used to compensate the amplitude error due to, e.g., frequency deviations, discussed in Section III-A. For negative frequency deviations where (V out1 /V out2 ) goes below one, the rotation according to Fig. 4 can be employed to increase the amplitude ratio toward unity and to improve the OPDR. For positive frequency deviations, where (V out1 /V out2 ) increases above unity, rotation in reverse direction by reducing q 1 or/and increasing q 2 should be employed to reduce the amplitude ratio. In this case, however, the back-off efficiency will reduce compared with the conventional design having q 1 = q 2 = 1.3. The next section extends the shift technique with the rotation to compensate for this efficiency drop. Fig. 4(d) shows the V c,Max. versus the normalized output power (back-off), illustrating that the V c,Max. in back-off can be reduced with shifting the second compensation point further into back-off.
B. Shift
Reducing the parameters d and q for both branch PAs results in rotation in the opposite directions. Therefore, for a lower d (e.g., 0.7), a lower q (e.g., 1.1) can be found to have almost the same efficiency contours for the branch PAs at a lower output power level. This corresponds to a shift of power contours to the left on Smith chart for almost the same efficiency contours. As a result, the output power at the second compensation point can be lowered while the efficiency is 100%: the second compensation point can be shifted to a lower output power level.
This technique can be combined with the rotation technique to shift the second compensation point more into back-off. For this, the d values for both branch PAs are reduced to 0.7 for q 1 = q 2 = 1.1 to shift the power contours. Subsequently, q 1 is increased to 1.25 and q 2 is reduced to 1.02 to rotate both the power and the efficiency contours. Following the same procedure as in the previous section, the load-pull contours can be plotted and a simple iterative procedure can be used to find (V out1 /V out2 ) for each θ out which results in the PA loads Z 1,2 . For length reasons, the load-pull contours are not shown here but the effect of the shift-rotation technique on the OEPA performance and behavior is shown in Fig. 4 with dotted lines. Fig. 4(b) shows that the output voltage amplitude error first increases with θ out , and again reduces when θ out approaches π, which therefore helps to improve the efficiency without sacrificing the OPDR. Fig. 4(c) shows that the second compensation point is now shifted to almost 20 dB into back-off with lower switch voltage stress deep in back-off. However, by fine tuning of the parameters d, q 1 , and q 2 , the second compensation point can be easily shifted to any arbitrary back-off level between 10 and 20 dB. Furthermore, shifting the power contours can lower the maximum output power. For maximum output power and to benefit from the high back-off efficiency that the presented shift-rotation technique brings to the OEPA, one can tune the parameters d and q dynamically according to the required instantaneous output power.
V. SECOND-ORDER EFFECTS

A. Switch Conduction Loss
In the previous sections, the switch was assumed to be ideal (m = 0). However, being implemented by transistors, the switch-on resistance R ON is non-zero which causes conduction loss for the time period during which the switch is closed. For a non-zero m, the output power and efficiency contours in Fig. 5(a) for a single class-E PA with q = 1.3 and d = 1 follow for a switch-on resistances with m = 0.05. 1 Compared with the ideal load-pull contours shown in Fig. 1(c) , the elliptical shape of the efficiency contours is noticeable and, for real loads, the efficiencies between 3 and 6 dB back-offs are higher (>85%) than the efficiency at peak output power (<80%). Moreover, the elliptical shape of the efficiency contours seriously impacts the improvement that the rotation technique of Section IV brings to the OEPAs. Fig. 5(b) shows the effect of reducing q and d on the power and efficiency contours; not only the power contours are shifted to the left, but that also the efficiency at back-off is improved. At, e.g., the cross sections of the −10 dB contours and the real axis in Fig. 5(a) and (b) , the efficiency is improved from almost 70% to 90%. To benefit from these improved efficiency contours at back-off, the rotation technique can now be employed to optimally place the contours on the Smith chart for the actual load at back-off.
To demonstrate the effect of the shift-rotation technique in the case of lossy switch with m = 0.05, we follow the same procedure as Section IV and derive the efficiency and the output power, yielding the plots in Fig. 5(c) and (d) for B c = sin(π/5)/2R (corresponding to compensation at 10-dB 1 It is shown that m depends only on the technology and the operation frequency [25] . For this paper, at the frequency of interest (1.8 GHz) for a cascode switch in 65-nm CMOS technology, m = 0.05 shows a fair agreement between theory and simulation results. . This curve also corresponds to the maximum reachable efficiency for techniques that rely on reducing the imaginary part of loads for the branch PAs at back-off to improve the back-off efficiency, e.g., the adaptive Chireix compensation elements technique [13] or four-way OEPA systems [14] . Fig. 5(c) shows that compensation at 10-dB back-off for a conventional OEPA, with q 1 = q 2 = 1.3, d = 1, having a lossy switch can achieve the maximum reachable efficiency (80% for m = 0.05) at full power and near 10-dB back-off. Fig. 5 (c) also shows that the rotation technique can improve the efficiency at more than 15-dB back-off. Comparing Figs. 4(c) and 5(c) also clearly shows that the switch conduction loss seriously impacts the improvement of our proposed rotation technique as well as achieved by the adaptive tuning (or four-way OEPA). On top of that, also additional losses of the tuning elements or due to extra components at the output can compromise this improvement. This last issue is also addressed in Section VII. with dotted and dashed-dotted curves, respectively. The shiftrotation technique can significantly increase the efficiency in back-off, e.g., the efficiency is improved from less than 10% to more than 75% at 20-dB back-off (more than ×7.5 improvement).
B. Limited Quality Factor of the DC-Feed Inductor L
Another important loss mechanism is due to the limited quality factor (Q) of the dc-feed inductor L, shown in Fig. 3(a) . This inductor can be a separate component [7] or it can be a part of the transformer-based combiner [5] , [27] . To study this effect, one can derive a new set of load-pull equations using Q as a parameter. This derivation is not given here for simplicity and length reasons.
The resulting efficiency versus power curves for m = 0.05 and m = 0.1 and for quality factor value Q = 30 are shown in Fig. 6 for the conventional OEPA design (solid curve) with compensation at 10-dB back-off, using the rotation technique (dashed curve), and for the shift-rotation with setting Sett.2 (dotted curve). For comparison, both graphs in Fig. 6 include a gray solid curve that corresponds to the maximum efficiency of an OEPA with conventional design and ideal real load modulation, for the specific Q and m listed for each graph. Again, these curves represent the upper efficiency limit for any technique that optimizes efficiency by reducing the imaginary part of loads for the branch PAs at back-off [13] , [14] .
For the both cases, employing only the rotation technique can improve the efficiency to the maximum reachable efficiency (gray curve) at back-offs up to around 20 dB. However, the improvement with respect to a conventional OEPA (black solid curve) almost vanishes for high m or low Q. This is due to compression of the elliptical efficiency contours. However, the rotation technique can be used both to reduce the switch voltage stress at back-off and to improve the OPDR.
The proposed shift-rotation technique, however, improves the efficiency at back-off to levels significantly higher than the maximum reachable efficiency with real load modulation. Also, the improvement ratio increases with increasing switch conduction loss for a constant Q (the absolute efficiencies are lower though). For instance, at 20-dB back-off, more than ×4.6 and ×5.3 higher efficiencies with respect to the conventional design are obtained for, respectively, m = 0.05 and 0.1. It can be concluded that this shift-rotation technique is quite promising to improve the efficiency of an OEPA with an integrated combiner at high frequencies, e.g., [27] , where the switch conduction is the dominant loss mechanism.
VI. IMPLEMENTATION IN 65-NM CMOS TECHNOLOGY
The schematic of a single class-E branch PA and its driver stage is shown in Fig. 7(a) . Note that this system serves to demonstrate the performance increase of our shiftrotation technique, and does not aim at a specific transmit standard or application. The switch is implemented by a cascode structure employing a 1.2-V thin-oxide transistor (W/L = 0.84 mm/60 nm) as switch transistor and a thickoxide 2.5-V transistor (W/L = 1.65 mm/280 nm) as cascode device. The cascode structure allows V c,Max. up to 4 V for reliability reasons.
Using the K-design set elements for q = 1.3, d = 1, m ≈ 0.05, and α = β = 0 and for R = 15 , ω 0 = 2π1.8 GHz, yields L = 1.4 nH, C = 3.3 pF, and X = 0.5 nH. The dc-feed inductor L is implemented by two parallel bond-wire inductances to provide a relatively high quality factor Q(≈ 25). The tank capacitor C at the switching node was implemented with the drain-bulk and gate-drain parasitic capacitance of the cascode transistor. Moreover, the drain and the source of the cascode transistor were laid out close to each other to introduce some parasitic capacitance C P,DS to achieve slightly better efficiency [28] . Two cascaded inverters were used as the driver for the switch where the duty cycle can be controlled by the off-chip control voltage V b . Two switched capacitor banks with four control bits X1 and X2 were used at the switching nodes to tune the q parameter of the branch PAs independently. Circuit simulations in 65-nm CMOS technology suggest that a total switchable capacitance of 1.5 pF is more than sufficient to employ the shift-rotation technique with shifting the contours up to 5 dB. This 1.5-pF capacitor is divided into four sections with C 1 = 150 fF, C 2 = 300 fF, C 3 = 450 fF, and C 4 = 600 fF, shown in Fig. 7(a) , being controlled with four control switches S i , i ∈ {0, 1, 2, 3}.
When each switch S i is OFF, it needs to tolerate the maximum voltage at the switching node which can be up to 4 V. The switches S i are implemented by 2.5-V thick-oxide transistors. There is a parasitic capacitance C p,S i associated with the switch S i , shown in Fig. 7(a) . The switches S i are sized to have C p,S i ≈ (1/4)C i to make sure the maximum voltage across the switches S i does not exceed (almost) 3 V. This switch-capacitor network at the switching node introduces extra capacitive loading at this node when all control bits are zero, which amounts to 0.3 pF or 10% of the total drain capacitance. To compensate for this extra capacitance, the switch size was reduced by 10%. This increases m by 10% which impacts the (simulated) efficiency at maximum output power and at the back-off by less than 3%.
To have the high and low level of the voltages at the driver output well defined, the driver and the main switch share the same ground, and to reduce the bond-wire inductance at ground, six parallel down-bonds with minimum length were used [shown in Fig. 7(b) ]. The switches S i are controlled quasi-statically, driven from off-chip sources; no dynamic tuning is provided for this paper. The microphotograph of the implemented branch class-E PA is shown in Fig. 7(b) .
The detailed implementation of the off-chip transmissionline-based combiner and the output series filters L 0 − C 0 are shown in Fig. 8(a) . The combiner is implemented on I-Tera MT RF substrate with a dielectric constant 3.45 and 0.5-mm thickness. The characteristic impedance Z 0 is obtained for R = 15
and R L = 50 as Z 0 = √ 2R R L ≈ 39 . The total series inductance at the branch class-E PAs' outputs (X + L 0 ) is implemented partly by the bond-wire inductance and partly by an off-chip component. The loaded quality factor of the output filter for R = 15 is roughly 5. Due to the small thickness of the substrate and the relatively high loaded quality factor of the series filter, the parasitic capacitance C p becomes notable and changes the impedance level and impedance behavior Z 1,2 with θ out . To reduce this effect, a parallel quarter-wavelength transmission-line terminated with a capacitor C c = (1/C p ω 2 Z 2 c ) was used. The final designed PCB is shown in Fig. 8(b) with the mounted branch class-E PAs.
VII. MEASUREMENT RESULTS
Measured P out versus θ in for three different conditions is shown in Fig. 9(a) for compensation of the imaginary part of the PA loads at 10-dB back-off. +20.1 dBm maximum output power (P out,Max. ) is achieved for the conventional design from 1.25-V supply voltage at 1.8 GHz while the mismatch between the branches limits OPDR to 40.2 dB. Changing the PA settings to Sett. 1 shifts the power contours by almost −2.3 dB and rotates them which result in better than 50-dB OPDR. Reducing duty cycles (setting 2) results in almost −5.15 dB shift in power contours and in an OPDR improvement to more than 52 dB. The improvement in the OPDR is (mainly) due to tuning the voltage ratio (V out1 /V out2 ) to cancel out the amplitude mismatch between the two branches, discussed in Section III-A. Fig. 9(b) shows the drain efficiency (DE) versus power back-off for four different conditions. Compensation at 20-dB back-off (dark-triangle (down)), by tuning B c , with respect to compensation at 10 dB (gray circle), brings less than ×1.15 improvement at 15-dB back-off at the cost of reducing the efficiency at higher power levels. Employing adaptive elements [13] or using more components at the output to implement a four-way system [14] will limit the improvement even more. However, as shown in Fig. 9(b) and (c), the presented shift-rotation technique can effectively improve the DE and PAE. Fig. 9 (b) shows that measured DE at P out,Max. for the conventional setting and compensation at 10-dB back-off is 65.3% and maximum DE is 68% at 1-dB back-off. PAE at P out,Max. , shown in Fig. 9(c) , is 60.7%. By our proposed shiftrotation technique, ×2.5 better DE and almost ×2 better PAE at 15-dB back-off were achieved. PAE at 0-dBm output power (20-dB back-off) is also improved from 2% to more than 4%. Therefore, to transmit 1-mW power, the presented technique reduces supply power from 50 to less than 25 mW.
Measured V c,Max. for both PAs at 1.8 GHz for compensation at 10-dB back-off are shown in Fig. 9(d) . For this, the transient waveforms were measured against the power back-off using an AP033 active probe and an 80-GSa/s Agilent oscilloscope. Maximum voltage, for the conventional configuration at maximum P out and for both switches, is almost 4 V. For PA2, however, it increases to more than 4.5 V at 20-dB back-off which can cause reliability issues. Fig. 9(d) shows that our proposed shift-rotation technique can significantly reduce the V c,Max. in power back-off; −1.8 V reduction was measured for PA2 at 20-dB back-off which reduces transistor degradation and hence improves the PA life time.
We also measured the system performance across a frequency range from 1.78 to 1.88 GHz (see Fig. 10 ). The maximum P out at conventional setting is higher than 18.7 dBm with more than 62% DE. Increasing the frequency from 1.8 to 1.88 GHz results in 1.4-dB reduction in the maximum output power. Increasing the frequency, for both the branch class-E PAs, the parameter q reduces which rotates and slightly shifts the power contours to the left [shown in Fig. 2(a) ]. Also, the positive residual impedance of the series filter at higher frequencies rotates the PA loads toward the right-hand side of the Smith chart which further reduces the maximum output power. And finally, our transmission-line-based power combiner is a narrow-band combiner which further impacts the maximum output power by deviating from the center frequency [35] .
The DE for conventional setting at 10-dB back-off shown in Fig. 10 (c) reduces with increasing frequency due to the rotation of both efficiency contours in the same direction (counter-clockwise due to reduced q). However, the proposed technique improves the 10-dB back-off efficiency to more than 34%.
Executing the measurements with different samples, (almost) the same numbers for the maximum output power and efficiency at maximum output power and at 10-dB backoff were obtained. However, the OPDR is sensitive to the mismatch between the two samples. Fig. 10(d) shows the OPDR for three different PA realizations, each of these using their own set of (unselected) class-E PA ICs from the same batch. The OPDR for conventional design at center frequency (1.8 GHz) is more than 37 dB and it reduces sharply with deviating the frequency from 1.8 GHz. The OPDR reduces to almost 11 dB (solid curve) at 1.88 GHz (4.45% deviation from 1.8 GHz). This is mainly due to the residual impedance of the filter at frequencies different from the ω 0 , discussed in Section III-A. The presented technique, however, improves Fig. 3(a) ] and phase are measured versus θ in for two different settings, shown in Fig. 11(a) to implement a memory-less digital predistortion (DPD).
The output power spectral density (PSD) and symbol constellation for a single carrier 7-dB PAPR 64QAM signal with 5-MSym/s symbol rate are shown in Fig. 11(b) and (c) for two cases, without DPD and using a memory-less DPD. For this, the polar representations (the normalized envelope and the angle) of the time domain base-band IQ signals were generated in MATLAB. Then, we constructed two carrier signals (at 1.8 GHz) where the phase difference between the two carries was obtained from inverse cosine of the envelope (non-DPD case) and for the DPD, the inverse of plots shown in Fig. 11(a) (in dark). The common mode phase of the carriers is equal to the angle of the IQ signal (no-DPD). However, for the DPD, the output voltage phases, shown in Fig. 11 (a) (in gray), were derived from the common mode phase of the carriers. The two carrier signals were then uploaded to a 12-GS/s M9502A Agilent arbitrary waveform generator with two output channels to drive the two class-E branch PAs. Fig. 11(c) shows that, for the conventional design, DPD improves the RMS error vector magnitude (EVM) from −24.6 to −34.8 dB with 13.1-dBm average P out (P out,avg. ), 41.8% DE, and 33.6% PAE. The measured symbol constellation (using DPD) for a single carrier 7.6-dB PAPR 256QAM signal with 10-MSym/s symbol rate and for the conventional setting is also shown in Fig. 11(d) . +12.5 dBm average output power with 37.6% DE and 30% PAE was measured at −31.3 dB RMS EVM level. Dynamic tuning of parameters d and q was not implemented in this paper. However, if dynamic tuning would be used to tune the parameters d and q according to the instantaneous output power level, it can be estimated that the PA then could provide about 48% 3 DE for 7.6-dB PAPR 256QAM signals. 3 The average efficiency was estimated from the integral 0
−∞ pdf(BF). max (DE(BF))d(BF)
where pdf(BF) is the probability density function of back-off level BF for a modulated signal and max(DE(BF)) is the maximum achievable efficiency at back-off level BF for the three different settings shown in Fig. 9(b) . Measured EVM as a function of the modulation bandwidth is shown in Fig. 11 (e) for both 64QAM and 256QAM modulations at a constant average output power. The EVM increases with increasing bandwidth (signal symbol rate). The limited bandwidth of the OEPAs is both due to 10∼15x bandwidth expansion that comes with the non-linear SCS operation in outphasing mode [34] and due to the limited bandwidth of the output series filter and the combiner. The ways to improve the modulation bandwidth include a lower loaded quality factor for the output filters and using transformerbased combiners [35] . The output PSDs for the 256QAM and 64QAM amplitude modulations with 12.5-MHz (respectively, 20-MHz) modulation bandwidths are shown in Fig. 11(f) .
Finally, we measured the OEPA performance with 256QAM modulated signals with different P out,avg. to demonstrate the effect of the proposed technique in the efficiency improvement of the OEPA at back-off. A summary of the measured DEs and PAEs is given in Table I . At 5-dB back-off (P out,avg. = 7.5 dBm), the DE and PAs are improved from 14.8% and 11.3% for the conventional design to 29% (× 1.96) and 17.9% (× 1.6) at a better EVM level. At 10-dB back-off (P out,avg. = 2.5 dBm), DE and PAE are improved by × 2.4 and × 1.7 with better RMS EVM.
In Table II , the measured results at 1.8 GHz are benchmarked against the other CMOS PAs. The designed PA at conventional settings provides the best DE and PAE for single tone excitation at maximum output power. Furthermore, the presented technique improves the DE at 12-dB back-off to more than 1.7 times better than other published works with a comparable PAE. The presented demonstrator PA has 20.1-dBm maximum output power which is lower than some other reported works. However, the outphasing theory and the back-off efficiency improvement approach described in this paper are not limited to a specific frequency or power level or technology: on purpose we (re)normalize voltages, power levels, and impedances and use Smith chart representations to be as independent from frequency, power, and technology as possible. Scaling our PA to achieve higher than 20.1-dBm maximum output power levels in first order (ideally) has no impact on DE and PAE numbers [36] . 4 Section V-B already discussed the impact of the operating frequency on the merits of the efficiency enhancement technique.
All the measured efficiency numbers include the loss of the dc-feed inductor L (with Q = 25), output bond-wire inductance loss (1 nH with Q = 15), the loss of the off-chip inductor L 0 (which has a series resistance 0.5 ), and the combiner loss (0.3 dB). Therefore, replacing the PCB-based combiner with an on-chip transformer-based counterpart will not considerably affect the efficiency [38] . Due to the lack of relevant data in the literature, we cannot benchmark the effect of the presented technique on V c,Max. against the other efficiency improvement techniques.
VIII. CONCLUSION
A simple analysis of the OEPAs based on the load-pull analyses of the class-E PAs was given. The results of the study, then, further were used to rotate and shift the power contours and to rotate the efficiency contours to improve OEPAs performance and reliability aspects. Measurements in 65-nm CMOS technology showed more than ×2 DE improvement at deep back-off for single tone excitation at 1.8 GHz as well as for 7.6-dB PAPR 12.5-MHz 256QAM signals.
Class-E PAs (and the outphasing systems that employ class-E PAs as the branch amplifiers) are tuned amplifiers and hence are optimized for narrow-band applications. However, measurement results across a wide frequency range 4 The matching network should also be adapted with the scaling; if a matching network with a higher quality factor were to be used to get higher output power (from a low-voltage PA), the Bode-Fano theorem [37] shows a limitation of the bandwidth. This is, however, a secondary effect, not inherent to the presented efficiency enhancement technique. 1.78-1.88 GHz showed that the presented technique can improve the OPDR to more than 34.8 dB with at least 34% DE at 10-dB back-off in this frequency range.
APPENDIX A EFFECT OF CHANGING DUTY CYCLE ON THE LOAD-PULL CONTOURS
The effects of changing parameter d from 1 to 0.7 (respectively, to 1.2) on the load-pull contours are shown in Fig. 12 ; clockwise (anti-clockwise) rotation occurs for lower (higher) d. Note that the normalized maximum switch voltage as well as the normalized output voltage amplitude contours change with the rotation. This can potentially impact the OEPAs' reliability and the OPDR which were taken into account in our efficiency improvement technique.
APPENDIX B EXTENSION OF THE LOAD-PULL CONTOURS TOWARD NEGATIVE IMPEDANCES
The load-pull contours of a class-E PA with load-insensitive design, including negative impedances, are shown in Fig. 13 . Outside the Smith chart, the real part of the load is negative and the direction of the output power is toward the switch (negative P out ). Positive efficiencies (η > 100%) imply that the supply voltage V DD sinks a fraction of the power that comes from the load (negative P s ). Since the switch loss is always positive, then |P s | < |P out | which results in efficiencies more than 100%. Infinite efficiency shows that the whole power that comes from the load is dissipated in the switch and P s = 0.
Negative efficiencies show that both the load power and the supply power are dissipated in the switch. Fig. 13 shows an intersection point where all the efficiency contours converge. At this point the load in open, P out = 0, there is no loss in the switch, which then results in P s = 0. Therefore, at this point, the efficiency is not defined; η = (P out /P s ) = (0/0).
